EAST Browser - L5: (4) 3 and first... | US 6563743 | Tag: S | Doc: 4/4 | "Full" 1/57 (Total images 57)

File Edit View Tools Window Help

L5: (4) 3 and first... | US 6563743 B2 | Tag: S | Doc: 4/1

	Document ID	Kind Codes	Source	Issue Date	Pa
1	US 20030117842		US-PGPU	20030626	59
2	US 20020093032		US-PGPU	20020718	59
3	US 6680867 B2		USPAT	20040120	55
4	US 6563743 B2		USPAT	20030513	57

Details | Text | Image | HTML

L5: (4) 3 and first... | US 6563743 | Tag: S | Doc: 4/4 | "Full" 1/57 (Total images 57)

US006563743B2

(12) **United States Patent**
Hanzawa et al.

(10) Patent No.: **US 6,563,743 B2**
(45) Date of Patent: **May 13, 2003**

(54) SEMICONDUCTOR DEVICE HAVING DUMMY CELLS AND SEMICONDUCTOR DEVICE HAVING DUMMY CELLS FOR REDUNDANCY

(75) Inventors: Satoru Hanzawa, Hachioji (JP); Takeshi Sakata, Hino (JP)

(73) Assignee: Hitachi, Ltd., Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/933,044

(22) Filed: Aug. 21, 2001

(65) Prior Publication Data

US 2002/0093032 A1 Jul. 18, 2002

(30) Foreign Application Priority Data

Nov. 27, 2000 (JP) 2000-364343

(51) Int. Cl.[7] G11C 7/00

(52) U.S. Cl. 365/189.02; 365/230.02; 365/189.01

(58) Field of Search 365/189.02, 230.02, 365/189.04, 210, 189.01, 196, 225

(56) References Cited

U.S. PATENT DOCUMENTS

3,902,082 A 7/1975 Basher
4,293,461 A 9/1981 Todd
5,228,014 A * 7/1993 McMinn 365/210
5,258,958 A * 11/1993 Iwahashi et al. 365/185.09
5,285,391 A 2/1994 Schiller
5,410,509 A * 4/1995 Morita 365/149
5,508,962 A * 4/1996 Pickham 365/149
5,790,697 A 8/1998 Schneider
6,314,014 B1 11/2001 Lowrey et al.

OTHER PUBLICATIONS

R. Scheuerlein et al, "A 10ns Read and Write Non-Volatile Memory Array Using a Magnetic Tunnel Junction and FET Switch in each Cell", IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 8, 2000, pp. 128–131.

International Search Report for Application No. PCT/US01/26592, dated Nov. 26, 2001 (mailing date).

S. Haykin, Adaptive Filter Theory, 3rd edition, esp. pp. 194, 483, Prentice Hall, 1996.

Bernard Widrow and Samuel Stearns, Adaptive Signal Processing, Prentice Hall, 1985.

G. H. Golub and C. F. Van Loan, Matrix Computations, 3rd edition, Johns Hopkins University Press (esp. pp. 18–19), with examples tabulated on pp. 254, 2[illegible]3, and 270, 1996.

Harold Abelson and Gerald Sussman, Structure and Interpretation of Computer Programs, MIT Press and McGraw Hill, pp. 39–40.

J. S. Goldstein, I. S. Reed, and L. L. Scharf, A multistage representation of the Wiener filter based on orthogonal projections, IEEE Transactions on Information Theory, vol. 44, No. 7, pp. 2943–2959, Nov. 1998.

D. C. Ricks, and J. S. Goldstein, "Efficient architectures for implementing adaptive algorithms," Proceedings of the 2000 Antenna Applications Symposium, pp. 29–41, Allerton Park, Monticello, Illinois, Sep. 20–22, 2000.

U.S. patent application Publication No. US 2001/0053104, Published Dec. 20, 2001, Tran et al.

* cited by examiner

Primary Examiner—David Nelms
Assistant Examiner—Thong Le
(74) *Attorney, Agent, or Firm*—Mattingly, Stanger & Malur, P.C.

(57) ABSTRACT

A dummy cell includes a plurality of first memory cells MC for storing "1" or "0", arranged at points of intersection between a plurality of word lines WR0 to WR7 and a plurality of first data lines D0 to D7, a plurality of first dummy cells MCH for storing "1" or "0", arranged at points of intersection between the word lines WR0 to WR7 and a first dummy data line, and a plurality of second dummy cells MCL for storing "0", arranged at points of intersection between the word lines WR0 to WR7 and a second dummy data line [illegible].

22 Claims, 2[illegible] Drawing Sheets



Details | Text | Image | HTML | Full

Ready NUM